Table Of Contents

Video Scaler (Clock-Driven Logic)

Last Modified: September 10, 2016

Spatially scales video streams in real time. It supports all SD and HD resolutions.The scaler is implemented as a polyphase filter that supports 2-12 H/V taps with programmable coefficients. You can select either a parameterizable dynamically-configurable AXI4-Lite netlist or a Constant interface netlist. The AXI4-Lite core enables a microprocessor or external state-machine to program scalar parameters and load coefficient sets in real time.

In the Item tab, click Configure Xilinx IP to configure inputs and outputs for this node.

Need License: Yes

Interface: AXI4-Stream, AXI4-Lite

connector_pane_image

Where This Node Can Run:

Desktop OS: none

FPGA: All devices


Recently Viewed Topics