Table Of Contents

Register Constant (Clock-Driven Logic)

Last Modified: September 10, 2016

Represents a register item on the diagram.

connector_pane_image

Where This Node Can Run:

Desktop OS: none

FPGA: All devices


Recently Viewed Topics