Table Of Contents

RAM-based Shift Register (Clock-Driven Logic)

Last Modified: September 10, 2016

Generates fast, compact FIFO-style registers, delay lines, or time-skew buffers up to 256 bits wide and up to 1024 words deep using Select RAM in SRL16 or SRLC32 mode.You can create either fixed-length or variable-length shift registers, as well as specify output register capability with clock enable and synchronous controls.

In the Item tab, click Configure Xilinx IP to configure inputs and outputs for this node.

Need License: No

connector_pane_image

Where This Node Can Run:

Desktop OS: none

FPGA: All devices


Recently Viewed Topics