Table Of Contents

LTE UL Channel Decoder (Clock-Driven Logic)

Last Modified: September 10, 2016

Implements an AXI4 compliant, high-performance, optimized block for the 3GPP TS 36.212 v9.3.0 uplink shared channel.

In the Item tab, click Configure Xilinx IP to configure inputs and outputs for this node.

Need License: Yes

Interface: AXI4, AXI4-Stream

connector_pane_image

Where This Node Can Run:

Desktop OS: none

FPGA: All devices


Recently Viewed Topics