Table Of Contents

High Throughput Subtract (Clock-Driven Logic)

Last Modified: May 15, 2017

Computes the difference between two specified inputs (x and y).

connector_pane_image
datatype_icon

x

An input to this operation.

datatype_icon

y

An input to this operation.

datatype_icon

operation overflow

A Boolean that indicates whether the theoretical computed value exceeds the valid range of the output data type.

TRUE The theoretical computed value exceeds the valid range of the output data type.
FALSE The theoretical computed value does not exceed the valid range of the output data type.
datatype_icon

x-y

Difference between x and y.

Where This Node Can Run:

Desktop OS: none

FPGA: All devices


Recently Viewed Topics