Table Of Contents

FIR Compiler (Clock-Driven Logic)

Last Modified: September 10, 2016

Generates configurable high-speed, compact filter implementations.The core is fully synchronous, using a single clock, and is highly parameterizable, allowing designers to control the filter type, data and coefficient widths, the number of filter taps, the number of channels, and so on. Multi-rate operation is supported. The core is delivered through the Xilinx CORE Generator System and integrates seamlessly with the Xilinx design flow.

In the Item tab, click Configure Xilinx IP to configure inputs and outputs for this node.

Need License: No

Interface: AXI4-Stream

connector_pane_image

Where This Node Can Run:

Desktop OS: none

FPGA: All devices


Recently Viewed Topics