Table Of Contents

Divider Generator (Clock-Driven Logic)

Last Modified: September 10, 2016

Provides division using the Radix-2 or High Radix algorithms.The Radix-2 algorithm provides a fabric solution suitable for smaller operand division. The High Radix algorithm provides a solution based upon XtremeDSP slices and so is well suited to larger operands (that is above about 16 bits wide).

In the Item tab, click Configure Xilinx IP to configure inputs and outputs for this node.

Need License: No

Interface: AXI4-Stream

connector_pane_image

Where This Node Can Run:

Desktop OS: none

FPGA: All devices


Recently Viewed Topics