Table Of Contents

Discrete Fourier Transform (Clock-Driven Logic)

Last Modified: September 10, 2016

Performs a discrete Fourier transform as defined by the LTE standard, in terms of point sizes, low latency, and resource requirements.

In the Item tab, click Configure Xilinx IP to configure inputs and outputs for this node.

Need License: No

connector_pane_image

Where This Node Can Run:

Desktop OS: none

FPGA: All devices


Recently Viewed Topics