Table Of Contents

AXI4-Stream Broadcaster (Clock-Driven Logic)

Last Modified: September 10, 2016

Provides the ability to replicate one SI stream onto multiple MI stream channels.

In the Item tab, click Configure Xilinx IP to configure inputs and outputs for this node.

Need License: No

Interface: AXI4-Stream

connector_pane_image

Where This Node Can Run:

Desktop OS: none

FPGA: All devices


Recently Viewed Topics