Table Of Contents

Acknowledge Handshake (Clock-Driven Logic)

Version:
    Last Modified: September 10, 2016

    Acknowledges receipt of an element of data from an upstream writer node, meaning that it clears the data to enable another write operation.

    Use this node in addition to the Read Handshake Without Acknowledge node as an alternative to the Read Handshake node to read one element of data if you need to control when the node acknowledges the data transfer.

    This node clears the current data in the handshake item to enable another write after a reader node has read the data. This node clears the data in one clock cycle. However, if you cross clock domains, the handshake item is not ready for a new write operation for several clock cycles.

    connector_pane_image
    datatype_icon

    reference in

    Reference to a handshake item. You can wire a handshake control, handshake constant, or the reference out terminal of another Handshake node to reference in.

    datatype_icon

    enable

    A Boolean that determines whether to acknowledge the transfer for a single clock cycle. If enable is False, this node does not execute.

    True This node acknowledges the data transfer and clears the data from the handshake item.
    False This node does not acknowledge the data transfer, and the data remains in the handshake item.
    datatype_icon

    reference out

    The same handshake reference wired into this node.

    Where This Node Can Run:

    Desktop OS: none

    FPGA: All devices


    Recently Viewed Topics