Table Of Contents

Synchronous Latch (Clock-Driven Logic)

Last Modified: September 10, 2016

Stores information about the previous TRUE values of the signal. You can reset this node to search for another TRUE value of the same signal.

connector_pane_image

Where This Node Can Run:

Desktop OS: none

FPGA: All devices


Recently Viewed Topics