Table Of Contents

D Latch U32 (Clock-Driven Logic)

Last Modified: September 10, 2016

Stores a value from input d when s is TRUE. When r is TRUE it resets output q to 0.

connector_pane_image

Where This Node Can Run:

Desktop OS: none

FPGA: All devices


Recently Viewed Topics