Output Port (Multirate Dataflow)
Version:
Exports data from a Multirate Diagram to an FPGA VI using a FIFO.
On a Multirate Diagram targeted to the host, an Output Port exports data directly to a host VI without using a FIFO.
Use the Configure tab to set the buffer configuration for this port.
