FPGA IP allows you to easily create and transfer algorithms to an FPGA target. FPGA IP VIs are VI Diagrams stored within a container in SystemDesigner called an FPGA IP container.
The nodes available for FPGA IP VIs represent a subset of G Dataflow nodes focused on algorithmic code. During FPGA IP development, the LabVIEW editor displays warnings if aspects of your algorithms will not function on the FPGA target. It also provides tools that help you estimate the FPGA resources your algorithms require.