Implements a high-speed, compact Turbo Encoder as defined in the 3GPP specification. The core is delivered through the Xilinx CORE Generator System and integrates seamlessly with the Xilinx design flow.
Need License: Yes
Installed By: LabVIEW Communications System Design Suite (introduced in 1.0)
Where This Node Can Run:
Desktop OS: none
FPGA: All devices