Stores a value from input d when s is TRUE. When r is TRUE it resets output q to 0.
Installed By: LabVIEW Communications System Design Suite (introduced in 1.0)
Where This Node Can Run:
Desktop OS: none
FPGA: All devices