Aligns the synchronization targets. You must align the synchronization targets before synchronizing a signal.
Host Align and FPGA Align provide the same quality of synchronization, but differ in requirements and versatility of operation. When using ni579x FPGA Align, the clock-driven loop (CDL) rate containing this node must be an integer multiple of the sync.cptr.Reference Clock rate, and the CDL clock must have a fixed phase relationship to the Reference Clock.
Each target performs its alignment independently, so FPGA Align does not require an FPGA I/O line. You can also use FPGA Align without host interaction. FPGA Align has 100% repeatability if-and-only-if the target-to-target phase relationship is low and does not change. When using ni579x Host Align, the CDL rate may be arbitrary, but still must have a fixed phase relationship to the other targets. The CPTR period may also be arbitrary. This alignment process is coordinated by the host, and requires an FPGA I/O line for orchestration. FPGA Align has 100% repeatability; if the hardware configuration remains constant, the level of synchronization remains constant as well.