Table Of Contents

Rotate 1D Array (G Dataflow)

Last Modified: January 23, 2017

Rotates the elements of an array a specified number of places and direction.

connector_pane_image
datatype_icon

array

A 1D array of any type.

Data Type Changes on FPGA

When you add this node to a document targeted to an FPGA, this input has a default data type that uses fewer hardware resources at compile time.

datatype_icon

n

The number of places and the direction to rotate array.

If n is positive, the indices of elements move right, and if n is negative, the indices of elements move left. For example, if n is 1, all elements in array move right one index place, so the first element becomes the second element and the last element becomes the first. If n is -1, all elements move left one index place, so the second element becomes the first element and the first element becomes the last. The node coerces n to a 32-bit integer if you wire another representation to it.

datatype_icon

rotated array

array rotated according to n.

For example, if n is 1, the input array[0] becomes rotated array[1], input array[1] becomes rotated array[2], and so on, and input array[m-1] becomes rotated array[0], where m is the number of elements in the array. If n is -2, input array[0] becomes rotated array[m-2], input array[1] becomes rotated array[m-1], and so on, and input array[m-1] becomes rotated array[m-3], where m is the number of elements in the array.

Data Type Changes on FPGA

When you add this node to a document targeted to an FPGA, this output has a default data type that uses fewer hardware resources at compile time.

Diagram Panel Indicator Comments
When n is 1, all elements in the array input move right one index place, so the first element becomes the second element and the last element becomes the first.
When n is -1. all elements in the array input move left one index place, so the second element becomes the first element and the first element becomes the last.

Where This Node Can Run:

Desktop OS: Windows

FPGA: DAQExpress does not support FPGA devices


Recently Viewed Topics