

Cooling NI Single-Board RIO Systems

Appendix: Reference Examples NI sbRIO-9607

11/17/2016



©Copyright 2016 National Instruments www.ni.com

1.	NI sbRIO-9607 General Setup
2.	Example A – NI sbRIO-9607, Open Air vs. Enclosure Size
3.	Example B – NI sbRIO-9607, Open Air vs. Enclosure Size, With RMC
4.	Example C – NI sbRIO-9607, Open Air vs. Enclosure Size, With Thermal Solution
5.	Example D – NI sbRIO-9607, Open Air vs. Enclosure Size, With Thermal Solution and RMC

1. NI sbRIO-9607 General Setup

Device Under Test (DUT): NI sbRIO-9607

Equipment and Testing Supplies:

Test Equipment:

- NI sbRIO-9607 Power Cable (NI P/N: 152834-01)
- I/O Connectors and Cables
- RMC Resistor Load Test Board (used to simulate added power from an RMC)
- Thermal kit (NI P/N 153901-02)

Enclosures:

- Large Fiberglass Enclosure (NI P/N: 153253A-01 from WSN-3295 IP Enclosure)- 12.0"x10.0"x6.34"
- Aluminum Panel (To mount the NI sbRIO-9607 for open air and inside the large enclosure)
- Small Plastic Enclosure with plastic mounting panel 9.5"x6.3"x2.5"
- Small Metal Enclosure 10.2"x6.3"x3.6"

NI sbRIO-9607 DUT Preparation:

- Thermocouples were mounted to critical ICs per user manual
- Four local ambient thermocouples were mounted approximately 0.2" away from the PCB on both sides of the NI sbRIO-9607
- Wires for close loop feedback were connected in order to measure and control the power dissipated by the CPU/FPGA



Figure 1: Thermally relevant component designation on NI sbRIO-9607



Figure 2: Digital thermal sensors designation on NI sbRIO-9607

Designation	Components
1	CPU/ FPGA Sensor, T _{SEN-FPGA}
2	Primary System sensor, TA-P-SEN
3	Secondary System sensor, T _{A-S-SEN}



Figure 3: Thermocouple locations for Local ambient temperature measurement

RMC Resistor Load Test Board Preparation:

- 4.05"x6.05" PCB
- Load resistors to provide even power distribution on both sides of PCB (e.g. 3W RMC test board is 1.5W on each side)

Software:

- A system stress and verify VI is run
 - o Stresses the processor and CPU/FPGA to max achievable power
 - Performs write, read back, and verify tests to a USB Flash drive, DDR memory, and the NAND flash
 - o Stresses and verifies I/O

Measurements:

The following table provides the channel, name, and description of the thermocouples that were measured during the tests, as well as the maximum allowed temperature for critical ICs and ambient locations for the NI sbRIO-9607 as defined in the user manual.

NI recommends using digital validation. The sbRIO-9607 includes three onboard temperature monitoring sensors to simplify validation of a thermal solution. The sensors measure the CPU/FPGA junction temperature

and printed circuit board temperatures that can be used to approximate the primary and secondary side local ambient temperatures. This approach is called digital validation.

The digital approach is more accurate for determining the performance of the CPU/FPGA but is more conservative for determining the local ambient temperatures. If the reported Primary System temperature or reported Secondary System temperature exceed the maximum temperatures listed in this document, then analog validation using thermocouples may be used for further verification.

Channel	Name	Description	Max Allowed (°C)	Comments
1	T _{C-FPGA}	CPU/FPGA Case Temperature	NA	Use digital approach to ensure the on-chip temperature reading (T _{SEN-FPGA}) is below 98°C
2	T_{C-DDR}	DDR Case Temperature	95	
3	T _{C-NAND}	NAND Case Temperature	89	
4	T _{C-CPLD}	CPLD Case Temperature	94	
5	T _{C-USB}	USB PHY Case Temperature	120	
6	T _{C-ENET}	ENET PHY Case Temperature	120	
7	T _{SEN-} fpga	CPU/FPGA Die Junction Temperature	98	
8	T _{A-P-SEN}	Digitally Reported Primary Side Local Ambient	85	Conservative approximation of the local ambient temperature
9	T _{A-S-SEN}	Digitally Reported Secondary Side Local Ambient	85	Conservative approximation of the local ambient temperature
10	T _{A-P-TL}	Primary Side, Top Left Local Ambient	85	Mounted 0.2" off PCB
11	T _{A-P-TR}	Primary Side, Top Right Local Ambient	85	Mounted 0.2" off PCB
12	$T_{A\text{-}P\text{-}BL}$	Primary Side, Bottom Left Local Ambient	85	Mounted 0.2" off PCB
13	T_{A-P-BR}	Primary Side, Bottom Right Local Ambient	85	Mounted o.2" off PCB
14	$T_{A ext{-}S ext{-}TL}$	Secondary Side, Top Left Local Ambient	85	Mounted 0.2" off PCB
15	$T_{A ext{-}S ext{-}TR}$	Secondary Side, Top Right Local Ambient	85	Mounted 0.2" off PCB
16	$T_{A ext{-}S ext{-}BL}$	Secondary Side, Bottom Left Local Ambient	85	Mounted 0.2" off PCB
17	$T_{A ext{-}S ext{-}BR}$	Secondary Side, Bottom Right Local Ambient	85	Mounted o.2" off PCB
18	T _{A-Ext}	External Ambient (Room Ambient)	NA	Average of two thermocouple measurements

Table 1: Temperature Designation and Description

Note: IC case temperatures were either obtained from manufacturer's datasheets or calculated using the formula:

 $T_J = T_C + P \times \Theta_{J-C}$

Where:

T_J – Junction Temperature

T_C – Case Temperature

P – Power Dissipation (From Datasheet, Measured or Estimated)

 Θ_{J-C} – Junction-Case Thermal Resistance

Test Procedure:

- Testing was conducted at room temperature
- The NI sbRIO-9607 was mounted as described by the examples in the following sections
- The NI sbRIO-9607 was powered at 30V
- The system stressing VI was configured and run
- The system was allowed to reach steady state
- Temperature measurements were logged

2. Example A – NI sbRIO-9607, Open Air vs. Enclosure Size

2.1. Test Description

In this example, the NI sbRIO-9607 was configured in open air and with varying enclosure sizes to show how the enclosure size affects the self-heating around the circuit card.

2.2. Test Results Summary

The self-heating within an enclosure increases as the enclosure size decreases, resulting in a lower achievable external ambient.

In this set of examples, without a thermal solution, the CPU/FPGA has the lowest margin. Extrapolating to the maximum allowed Die Junction temperature of the CPU/FPGA, the estimated maximum achievable external ambient for each configuration is shown in the following table.

Configuration	Α	В	С
J	(Open Air)	(Large	(Small
		Fiberglass	Plastic
		Enclosure)	Enclosure)
Max Achievable T _{A-Ext} (°C)	44.2	40.4	37.0

In addition, because there was a large difference between the margin of the CPU/FPGA and the next lowest margin temperature measurement, less stressful applications or the addition of a thermal solution such as a heat sink or heat spreader may improve the max achievable external ambient. Later in this document, examples showing the impact of adding a thermal solution will be examined. See Examples C and D for more information.

2.3. <u>Test Setup</u>

In this example, the NI sbRIO-9607 was installed without an RMC (i.e. controller only).

- The NI sbRIO-9607 was mounted to the panel using 9.65mm standoffs.
- (A) Open Air Configuration The NI sbRIO-9607 was mounted to a metal panel and oriented vertically, as shown in the following images.
- (B) Large Fiberglass Enclosure The NI sbRIO-9607 was mounted to a metal panel and installed into a large fiberglass enclosure. The enclosure was oriented such that the PCB was vertical during testing, as shown in the following images.
- (C) Small Plastic Enclosure The NI sbRIO-9607 was mounted to a plastic panel and installed into a small plastic enclosure. The enclosure was oriented such that the PCB was vertical during testing, as shown in the following images.



Figure 4: Configuration A – NI sbRIO-9607 in open air



Figure 5: Configuration B – NI sbRIO-9607 in a large fiberglass enclosure



Figure 6: Configuration C – NI sbRIO-9607 in a small plastic enclosure

2.4. <u>Results</u>

The following table shows the test results normalized to $T_{A-Ext}=25^{\circ}C$. In addition, it includes the margin of the temperature reading compared to the maximum allowed values for each component or ambient measurement. In the "margin" column, the lowest margin component is highlighted.

	A		В		С		
	Open	Air	Large Fiber	glass Encl.	Small Plastic Encl.		
Component	Measurement (°C)	Margin (°C)	Measurement (°C)	Margin (°C)	Measurement (°C)	Margin (°C)	
T _{C-ENET1}	52.9	66.9	56.5	63.3	59.6	60.2	
T _{C-ENET2}	53.1	66.7	56.7	63.0	59.9	59.8	
T _{C-USB1}	50.8	69.4	54.5	65.7	57.9	62.3	
T _{C-USB2}	51.4	68.8	55.3	64.9	58.9	61.3	
T _{C-CPLD}	50.3	44.1	54.2	40.2	58.1	36.3	
T _{C-NAND}	50.1	44.9	54.0	41.0	57.9	37.1	
T _{C-DDR}	51.8	38.0	55.5	34.3	59.6	30.2	
T _{C-FPGA}	70.3	-	74.0	-	77.6	-	
T _{S-FPGA}	78.8	19.2	82.6	15.4	86.o	12.0	
T _{A-P-SEN}	53.4	31.6	57.1	27.9	60.3	24.7	
T _{A-S-SEN}	53.8	31.2	57.4	27.6	60.4	24.6	

T _{A-P-TL}	35.4	49.6	39.3	45.7	43.2	41.8
T _{A-P-TR}	34.2	50.8	39.5	45.5	45.3	39.7
T _{A-P-BL}	35.0	50.0	39.0	46.o	43.2	41.8
T _{A-P-BR}	36.5	48.5	41.6	43.4	46.5	38.5
T _{A-S-TL}	36.0	49.0	39.7	45.3	43.6	41.4
T _{A-S-TR}	38.5	46.5	43.1	41.9	49.1	35-9
T _{A-S-BL}	36.0	49.0	40.0	45.0	44.1	40.9
T _{A-S-BR}	35.6	49.4	40.4	44.6	45.7	39.3
T _{A-Ext}	25.0	-	25.0	-	25.0	-

The measured system power draw of the NI sbRIO-9607 was 7.7W for each configuration.

The first thing to note is that the CPU/FPGA has the lowest margin in all three configurations. Also, the self-heating caused by the addition of an enclosure results in an additional temperature rise within the system.

Comparing B to A, the added self-heating temperature rise of the larger fiberglass enclosure is approximately 4° C. Comparing C to A, the added self-heating of the small plastic enclosure is approximately 7° C.

Using this data, we can estimate the maximum achievable external ambient for each configuration, as shown in the following table.

Configuration	Α	В	С
	(Open Air)	(Large Fiberglass Enclosure)	(Small Plastic Enclosure)
Max Achievable T _{A-Ext} (°C)	44.2	40.4	37.0

3. Example B – NI sbRIO-9607, Open Air vs. Enclosure Size, With RMC

3.1. Test Description

In this example, the NI sbRIO-9607 was configured with an RMC, loaded at varying power levels to show the impact of adding an expansion card. The same open air and enclosure configurations from Example A were used.

3.2. <u>Test Results Summary</u>

The self-heating within an enclosure increases as the enclosure size decreases, resulting in a lower achievable external ambient. In addition, the rate of self-heating increases with increasing RMC power as the enclosure size decreases, resulting in a larger change in the achievable external ambient between the oW RMC and 10W RMC with a smaller enclosure.

In this set of examples, without a thermal solution, the CPU/FPGA has the lowest margin. Extrapolating to the maximum allowed case temperature of the CPU/FPGA, the estimated maximum achievable external ambient for each configuration is shown in the following chart.



In addition, because there was a large difference between the margin of the CPU/FPGA and the next lowest margin temperature measurement, less stressful applications or the addition of a thermal solution such as a heat sink or heat spreader may improve the max achievable external ambient. Later in this document, examples showing the impact of adding a thermal solution will be examined. See Examples C and D for more information.

3.3. <u>Test Setup</u>

In this example, the NI sbRIO-9607 was installed with a resistor load RMC test board.

- The circuit cards were mounted such that the RMC was between the mounting panel and the NI sbRIO-9607.
- The RMC was mounted to the panel using standoffs. The standoffs were doubled to clear test connectors underneath the RMC test board, resulting in a total standoff distance of 19.3mm between the RMC and panel.
- The NI sbRIO-9607 was mounted to the RMC using 9.65mm standoffs.
- The same open air and enclosure configurations as in Example A were used.
- Tests were performed with the RMC load at oW, 1W, 5W, and 1oW. In the test results, the subscript number for each test configuration corresponds to the RMC power load used for that test. So, A_o corresponds to the unpowered, oW RMC, A₁ corresponds to the 1W RMC, as so on.
- (A) Open Air Configuration The NI sbRIO-9607 with RMC was mounted to a metal panel and oriented vertically, as shown in the following images.
- (B) Large Fiberglass Enclosure The NI sbRIO-9607 with RMC was mounted to a metal panel and installed into a large fiberglass enclosure. The enclosure was oriented such that the PCB was vertical during testing, as shown in the following images.
- (C) Small Plastic Enclosure The NI sbRIO-9607 with RMC was mounted to a plastic panel and installed into a small plastic enclosure. The enclosure was oriented such that the PCB was vertical during testing, as shown in the following images.



Figure 7: Configuration A – NI sbRIO-9607 with RMC test board in open air



Figure 8: Configuration B – NI sbRIO-9607 with RMC test board in a large fiberglass enclosure



Figure 9: Configuration C – NI sbRIO-9607 with RMC test board in a small plastic enclosure

3.4. <u>Results</u>

The following table shows the test results normalized to $T_{A-Ext}=25^{\circ}C$. It includes the power draw measured by both the sbRIO board and the RMC test board, along with the margin of the temperature reading compared to the maximum allowed values for each component or ambient measurement. In the "margin" column, the lowest margin component is highlighted.

Open Air with RMC										
Configuration	A _o		Aı		A ₅		A10			
NI sbRIO-9607 Power (W)	7.	4	7.	7	8.	1	8.5			
RMC Power (W)	0.	0	1.	0	5.	0	10	.0		
Total System Power (W)	7.	4	8.	7	13	.1	18	9.5		
Component	Measure ment (°C)	Margin (°C)	Measure ment (°C)	Margin (°C)	Measure ment (°C)	Margin (°C)	Measure ment (°C)	Margin (°C)		
$T_{C\text{-}ENET_1}$	58.0	61.8	59.5	60.3	63.9	55.8	69.4	50.4		
T_{C-ENET_2}	55.9	63.8	57.5	62.3	61.9	57.8	67.2	52.6		
T_{C-USB1}	53.5	66.7	54.9	65.3	58.9	61.3	63.6	56.6		
T_{C-USB_2}	53.7	66.5	55.0	65.2	58.9	61.3	63.4	56.8		
T_{C-CPLD}	52.0	42.3	53.4	41.0	57.1	37.2	61.6	32.8		
T _{C-NAND}	51.5	43.5	52.9	42.1	56.7	38.3	61.2	33.8		
$T_{C ext{-}DDR}$	52.3	37.6	53.9	36.0	57.7	32.2	62.3	27.5		
T _{C-FPGA}	78.2	-	79.7	-	83.7	-	88.8	-		
$T_{S\operatorname{-}FPGA}$	84.3	13.7	85.9	12.1	90.2	7.8	95.6	2.4		
$T_{A\text{-}P\text{-}SEN}$	56.6	28.4	58.0	27.0	62.6	22.4	68.1	16.9		
T _{A-S-SEN}	56.8	28.2	58.4	26.6	63.2	21.8	68.6	16.4		
T_{A-P-TL}	35.5	49.5	36.3	48.7	37.5	47.5	39.3	45.7		
T_{A-P-TR}	35.4	49.6	36.2	48.8	37.8	47.2	39.8	45.2		
T _{A-P-BL}	35.7	49.3	36.4	48.6	38.0	47.0	39.7	45.3		
T _{A-P-BR}	38.3	46.7	38.9	46.1	40.9	44.1	42.9	42.1		
$T_{A ext{-}S ext{-}TL}$	37.5	47.5	38.8	46.2	42.7	42.3	46.9	38.1		

Configuration A – Open Air with RMC

T _{A-S-TR}	44.2	40.8	45.8	39.2	50.0	35.0	54.9	30.1
T _{A-S-BL}	37.4	47.6	39.2	45.8	43.8	41.2	49.8	35.2
T _{A-S-BR}	40.1	44.9	42.4	42.6	49.4	35.6	57.1	27.9
T _{A-Ext}	25.0		25.0		25.0		25.0	

Configuration B – Large Fiberglass Enclosure with RMC

Fiberglass with RMC									
Configuration	A	lo	Aı		A ₅		A10		
NI sbRIO-9607 Power (W)	7-	.0	7	7.7		8.2		8.7	
RMC Power (W)	0	.0	1.	.0	5	.0	10	0.0	
Total System Power (W)	7-	.0	8	.7	13	.2	18	3.7	
Component	Measure ment (°C)	Margin (°C)	Measure ment (°C)	Margin (°C)	Measure ment (°C)	Margin (°C)	Measure ment (°C)	Margin (°C)	
$T_{C\text{-}ENET^1}$	57.8	62.0	64.4	55.4	71.5	48.3	78.8	40.9	
T _{C-ENET2}	58.7	61.0	62.5	57.3	69.5	50.2	76.8	42.9	
T_{C-USB1}	56.8	63.4	60.1	60.1	66.6	53.6	73.4	46.8	
T_{C-USB_2}	57.0	63.2	60.1	60.1	66.5	53.6	73.3	46.9	
T _{C-CPLD}	55.5	38.9	58.5	35.9	64.8	29.5	71.4	22.9	
T _{C-NAND}	55.0	40.0	58.0	37.0	64.3	30.7	70.8	24.2	
T _{C-DDR}	55.6	34.3	58.5	31.3	64.9	24.9	71.5	18.4	
T _{C-FPGA}	79.1	-	83.5	-	91.0	-	98.0	-	
T _{S-FPGA}	87.5	10.5	91.0	7.0	97.6	0.4	104.8	-6.8	
$T_{A ext{-}P ext{-}SEN}$	58.9	26.1	63.1	21.9	70.1	14.9	77.6	7.4	
T _{A-S-SEN}	59.2	25.8	63.4	21.6	70.7	14.3	78.4	6.6	
T _{A-P-TL}	39.6	45.4	41.1	43.9	45.0	40.0	48.7	36.3	
T_{A-P-TR}	39.2	45.8	40.8	44.2	44.9	40.1	48.9	36.1	
$T_{A\text{-}P\text{-}BL}$	40.2	44.8	41.8	43.2	46.0	39.0	50.1	34.9	
T _{A-P-BR}	43.0	42.0	45.1	39.9	49.9	35.1	54.8	30.2	
T _{A-S-TL}	41.8	43.2	44.2	40.8	50.9	34.1	57.5	27.5	
T_{A-S-TR}	48.4	36.6	51.3	33.7	58.4	26.6	65.6	19.4	
T _{A-S-BL}	41.9	43.1	44.8	40.2	52.6	32.4	61.1	23.9	
T _{A-S-BR}	43.5	41.5	46.9	38.1	56.4	28.6	67.4	17.6	
T _{A-Ext}	25.0		25.0		25.0		25.0		

Configuration C – Small Plastic Enclosure with RMC

Plastic with RMC											
Configuration	Co	Cı	C ₅	C10							
NI sbRIO-9607 Power (W)	7.2	7.4	7.9	8.3							
RMC Power (W)	0.0	1.0	5.0	10.0							

Total System Power (W)	7.	2	8.	4	12.9		18	9.3
Component	Measure ment (°C)	Margin (°C)	Measure ment (°C)	Margin (°C)	Measure ment (°C)	Margin (°C)	Measure ment (°C)	Margin (°C)
T _{C-ENET1}	67.3	52.5	70.0	49.7	80.2	39.6	90.0	29.8
T _{C-ENET2}	65.3	54.4	68.1	51.6	78.5	41.3	88.4	31.4
T _{C-USB1}	63.2	57.0	65.8	54.4	75.6	44.6	84.9	35.2
T _{C-USB2}	63.4	56.8	66.1	54.1	75.8	44.4	85.0	35.2
T _{C-CPLD}	62.1	32.3	64.7	29.6	74.3	20.0	83.4	10.9
T _{C-NAND}	61.5	33.5	64.1	30.9	73.5	21.5	82.5	12.5
T _{C-DDR}	62.0	27.8	64.6	25.2	74.0	15.9	82.7	7.1
T _{C-FPGA}	87.7	-	90.4	-	100.2	-	109.4	-
T _{S-FPGA}	95.1	2.9	96.6	1.4	106.5	-8.5	115.5	-17.5
T _{A-P-SEN}	65.9	19.1	68.6	16.4	78.8	6.2	88.6	-3.6
T _{A-S-SEN}	66.2	18.8	69.1	15.9	79.4	5.6	89.4	-4.4
T _{A-P-TL}	46.4	38.6	48.7	36.3	57.1	27.9	65.2	19.8
T _{A-P-TR}	48.2	36.8	50.2	34.8	57.5	27.5	65.0	20.0
T _{A-P-BL}	46.5	38.5	48.7	36.3	57.3	27.7	65.3	19.7
T _{A-P-BR}	50.1	34.9	52.6	32.4	61.2	23.8	69.8	15.2
T _{A-S-TL}	48.2	36.8	50.9	34.1	61.7	23.3	71.6	13.4
T _{A-S-TR}	55.0	30.0	58.0	27.0	68.4	16.6	78.5	6.5
T _{A-S-BL}	48.0	37.0	51.2	33.8	62.6	22.4	74.3	10.7
T _{A-S-BR}	50.4	34.6	53.9	31.1	66.9	18.1	80.5	4.5
T _{A-Ext}	25.0		25.0		25.0		25.0	

The tests above shown with a oW RMC had the RMC board installed, but not powered. The measured power draw of the NI sbRIO-9607 increases slightly as the RMC power increases due to the added load on the power supply. With a 5W or 10W RMC, this results in 1.1W additional power being dissipated on the sbRIO board.

The first thing to note is that the CPU/FPGA has the lowest margin in all three configurations. Also, the self-heating caused by the addition of an enclosure results in an additional temperature rise within the system.

It is also seen that the local ambient temperatures on the secondary side of the sbRIO board, between the sbRIO and RMC (T_{A-S-TL}, T_{A-S-TR}, T_{A-S-BL}, and T_{A-S-BR}) are typically hotter than the local ambient temperature measurements on the primary side. This becomes more noticeable as the RMC power increases.

Using this data, the maximum achievable external ambient for each configuration is estimated, as shown in the following table.

DMC Dower (M/)	Max Acl	Max Achievable T _{A-Ext} (°C)					
RIVIC Power (W)	А	В	С				
0.0	38.7	35.5	27.9				
1.0	37.1	32.0	26.4				
5.0	32.8	25.4	16.5				

10.0 27.4 18.2 7.5

The following chart plots the achievable external ambient compared with RMC power levels for each configuration. The results may be approximated with a linear extrapolation to estimate the ambient at different RMC power levels within the different enclosures.



4. Example C – NI sbRIO-9607, Open Air vs. Enclosure Size, With Thermal Solution

4.1. <u>Test Description</u>

In this example, the NI sbRIO-9607 was configured with a heat spreader and installed in open air and with varying enclosure sizes/materials to show how a heat spreader can improve the thermal performance.

4.2. Test Results Summary

With the addition of a heat spreader, the impact of self-heating is greatly reduced compared to the tests in Example A. In addition, the heat spreader greatly reduces the junction temperature of the CPU/FPGA and case temperature of other critical ICs, resulting in a higher external ambient temperature. Extrapolating to the maximum allowed local ambient temperature of the die junction temperature of the CPU/FPGA, the estimated maximum achievable external ambient for each configuration is shown in the following table.

Configuration	Α	В	D
	(Open Air)	(Large Fiberglass Enclosure)	(Small Metal Enclosure)
Max Achievable T _{A-Ext} (°C)	64.1	60.1	63.6

Comparing to Example A, configurations A and B result in approximately 20°C increase in the achievable external ambient. Comparing configuration C (Example A) to configuration D in this example there is approximately 27°C increase in the achievable external ambient by changing from a small plastic enclosure to a small metal enclosure with a heat spreader.

- 4.3. Test Setup
 - In this example, the NI sbRIO-9607 was installed with a heat spreader attached (NI P/N 153901-02). No RMC was installed (i.e. controller only).
 - The NI sbRIO-9607 was mounted such that the heat spreader directly contacted the metal mounting surface.
 - (A) Open Air Configuration The NI sbRIO-9607 was mounted to a metal panel and oriented vertically, as shown in the following images.
 - (B) Large Fiberglass Enclosure The NI sbRIO-9607 was mounted to a metal panel and installed into a large fiberglass enclosure. The enclosure was oriented such that the PCB was vertical during testing, as shown in the following images.
 - (D) Small Metal Enclosure The NI sbRIO-9607 was mounted directly to the side wall of a small aluminum enclosure. The enclosure was oriented such that the PCB was vertical during testing, as shown in the following images.



Figure 10: Thermal Kit (NI P/N 153901-02)



Figure 11: Configuration A – NI sbRIO-9607 in open air



Figure 12: Configuration B – NI sbRIO-9607 in a large fiberglass enclosure



Figure 13: Configuration C – NI sbRIO-9607 in a small metal enclosure

4.4. <u>Results</u>

The following table shows the test results normalized to $T_{A-Ext}=25^{\circ}C$. In addition, it includes the margin of the temperature reading compared to the maximum allowed values for each component or ambient measurement. In the "margin" column, the lowest margin component is highlighted.

	A		В	В		
	Open	Air	Large Fiber	glass Encl.	Small Metal Encl.	
Component	Measurement (°C)	Margin (°C)	Measurement (°C)	Margin (°C)	Measurement (°C)	Margin (°C)
T_{C-ENET_1}	39.0	80.7	43.1	76.6	39.9	79.9
T _{C-ENET2}	39.8	80.0	43.9	75.9	40.4	79.3
T _{C-USB1}	37.4	82.8	41.4	78.8	37.6	82.6
T _{C-USB2}	38.1	82.0	42.2	78.0	38.4	81.8
T _{C-CPLD}	36.0	58.3	40.2	54.1	35.7	58.7
T _{C-NAND}	35.4	59.6	39.7	55.3	35.0	60.0
T _{C-DDR}	36.0	53.8	40.3	49.5	35.8	54.1
T _{C-FPGA}	44.5	-	48.5	_	44.4	_
T _{S-FPGA}	58.9	39.1	62.9	35.1	59.4	38.6

T _{A-P-SEN}	42.6	42.4	46.5	38.5	44.2	40.8
T _{A-S-SEN}	43.1	41.9	46.9	38.1	44.8	40.2
T _{A-P-TL}	34.5	50.5	38.4	46.6	38.4	46.6
T _{A-P-TR}	33.8	51.2	39.1	45.9	37.2	47.8
T _{A-P-BL}	35.4	49.6	39.2	45.8	38.2	46.8
T _{A-P-BR}	36.0	49.0	40.2	44.8	37.2	47.8
T _{A-S-TL}	32.2	52.8	36.8	48.2	36.9	48.1
T _{A-S-TR}	32.4	52.6	37.6	47.4	37.4	47.6
T _{A-S-BL}	31.8	53.2	36.6	48.4	36.8	48.2
T _{A-S-BR}	31.3	53.7	36.5	49.4	36.4	48.6
T _{A-Ext}	25.0	-	25.0	-	25.0	-

The measured system power draw of the NI sbRIO-9607 was approximately 6.3W for each configuration.

With the addition of a heat spreader, the die junction temperature of the CPU/FPGA and case temperature of other critical ICs are greatly reduced, but still resulting in the die junction temperature of the CPU/FPGA becoming the lowest margin. Extrapolating to the maximum allowed local ambient temperature of the lowest margin of CPU/FPGA junction temperature, the estimated maximum achievable external ambient for each configuration is shown in the following table.

Configuration	Α	В	D
-	(Open Air)	(Large Fiberglass Enclosure)	(Small Metal Enclosure)
Max Achievable T _{A-Ext} (°C)	64.1	60.1	63.6

The achievable external ambient temperatures are close to each other, showing that the addition of a heat spreader greatly reduces the impact of self-heating.

Finally, the heat spreader improved the thermal performance of the CPU/FPGA and other critical ICs such that less stressful applications will only see minimal additional improvements to the max achievable external ambient.

5. Example D – NI sbRIO-9607, Open Air vs. Enclosure Size, With Thermal Solution and RMC

5.1. Test Description

In this example, the NI sbRIO-9607 was configured with a heat spreader and an RMC loaded at varying power levels to show the impact of adding an expansion card. The same open air and enclosure configurations from Example C were used.

5.2. Test Results Summary

With the addition of a heat spreader, the impact of self-heating is greatly reduced compared to the tests in Example B. In addition, the enclosure size has much less effect, as the max achievable ambient of configurations B (large fiberglass enclosure) and D (small metal enclosure) are very close to each other and only minimally different from configuration A (open air). Although the heat spreader greatly reduces the die junction temperature of the CPU/FPGA and case temperature of other critical ICs, the die junction temperature of the CPU/FPGA is still the lowest margin, but helps to achieve higher external ambient temperature. Extrapolating to the maximum allowed local ambient temperature of the lowest margin region, the estimated maximum achievable external ambient for each configuration is shown in the following chart.



Compared to Example B, configurations A and B result in approximately 19-25°C increase in the achievable external ambient. Comparing configuration C (example B) to configuration D in this example there is approximately 25-32°C increase in the achievable external ambient by changing from a small plastic enclosure to a small metal enclosure with a heat spreader, depending on the RMC power.

These configurations did not include a heat spreader on the RMC thermal load board. Adding a heat spreader to the RMC may result in additional improvements in the max achievable external ambient temperature.

5.3. <u>Test Setup</u>

In this example, the NI sbRIO-9607 was installed with a heat spreader (NI P/N 153901-02) and a resistor load RMC test board.

- The circuit cards were mounted such that the heat spreader on the NI sbRIO-9607 directly contacted the metal mounting surface.
- The RMC was mounted to the NI sbRIO-9607 using 9.65mm tall standoffs. No heat spreader was attached to the RMC load board.
- The same open air and enclosure configurations as in Example C were used.
- Tests were performed with the RMC load at oW, 1W, 5W and 1oW. In the test results, the subscript number for each test configuration corresponds to the RMC power load used for that test. So, A₁ corresponds to the 1W RMC, A₁₀ corresponds to the 10W RMC, as so on.
- (A) Open Air Configuration The NI sbRIO-9607 with RMC was mounted to a metal panel and oriented vertically, as shown in the following images.
- (B) Large Fiberglass Enclosure The NI sbRIO-9607 with RMC was mounted to a metal panel and installed into a large fiberglass enclosure. The enclosure was oriented such that the PCBs were vertical during testing, as shown in the following images.
- (D) Small Metal Enclosure The NI sbRIO-9607 was mounted directly to the side wall of a small aluminum enclosure. The enclosure was oriented such that the PCBs were vertical during testing, as shown in the following images.



Figure 14: Thermal Kit (NI P/N 153901-02)



Figure 15: Configuration A – NI sbRIO-9607 with RMC test board in open air



Figure 16: Configuration B – NI sbRIO-9607 with RMC test board in a large fiberglass enclosure



Figure 17: Configuration D - NI sbRIO-9607 with RMC test board in a small metal enclosure

5.4. <u>Results</u>

The following table shows the test results normalized to $T_{A-Ext}=25^{\circ}C$. It includes the power draw measured by both the sbRIO board and the RMC test board, along with the margin of the temperature reading compared to the maximum allowed values for each component or ambient measurement. In the "margin" column, the lowest margin component is highlighted.

Open Air with RMC								
Configuration	A	1 0	Aı		A ₅		A10	
NI sbRIO-9607 Power (W)	7	.4	7	-7	8	.1	8	-5
RMC Power (W)	0	.0	1.	.0	5	.0	10	0.0
Total System Power (W)	7.4		8.7		13.1		18.5	
Component	Measur ement (°C)	Margin (°C)	Measur ement (°C)	Margin (°C)	Measur ement (°C)	Margin (°C)	Measur ement (°C)	Margin (°C)
$T_{C\text{-}ENET_1}$	42.7	77.1	43.5	76.2	46.1	73.6	49.2	70.5
T _{C-ENET2}	42.3	77.5	43.1	76.7	45.7	74.1	48.8	71.0
T _{C-USB1}	39.6	80.5	40.3	79.9	42.5	77.7	45.1	75.1

Configuration A – Open Air with RMC

T _{C-USB2}	40.4	79.7	41.2	79.0	43.4	76.8	46.2	74.0
T _{C-CPLD}	37.9	56.4	38.6	55.8	40.5	53.9	42.7	51.6
T _{C-NAND}	37.3	57.7	37.9	57.1	39.7	55.3	41.9	53.1
T _{C-DDR}	37.7	52.2	38.4	51.5	40.3	49.6	42.5	47.3
$T_{C ext{-}FPGA}$	48.4	-	49.0	-	51.0	-	53.4	-
$T_{S\operatorname{-}FPGA}$	63.8	34.2	64.4	33.6	67.1	30.9	70.1	27.9
T _{A-P-SEN}	46.2	38.8	47.1	37.9	50.7	34.3	54.9	30.1
T _{A-S-SEN}	46.7	38.3	47.6	37.4	51.5	33.5	55.8	29.2
T _{A-P-TL}	36.0	49.0	36.1	48.9	37.8	47.2	40.1	44.9
T _{A-P-TR}	34.6	50.4	35.9	49.1	37.2	47.8	38.9	46.1
T _{A-P-BL}	36.8	48.2	36.8	48.2	38.8	46.2	41.3	43.7
T _{A-P-BR}	38.0	47.0	38.5	46.5	40.7	44.3	43.4	41.6
T _{A-S-TL}	35.1	49.9	36.0	49.0	40.0	45.0	44.3	40.7
T _{A-S-TR}	38.1	46.9	39.4	45.6	43.5	41.5	48.0	37.0
T _{A-S-BL}	34.5	50.5	36.1	48.9	40.9	44.1	46.4	38.6
T _{A-S-BR}	36.0	49.0	38.1	46.9	44.9	40.1	53.3	31.7
T _{A-Ext}	25.0		25.0		25.0		25.0	

Configuration B – Large Fiberglass Enclosure with RMC

Fiberglass with RMC									
Configuration	A	lo	Aı		A ₅		A10		
NI sbRIO-9607 Power (W)	7	-4	7.6		8.1		8.6		
RMC Power (W)	0	.0	1.	.0	5	.0	10	0.0	
Total System Power (W)	7	-4	8	.6	13	13.1		18.6	
Component	Measur ement (°C)	Margin (°C)	Measur ement (°C)	Margin (°C)	Measur ement (°C)	Margin (°C)	Measur ement (°C)	Margin (°C)	
$T_{C\text{-}ENET_1}$	47.8	72.0	49.3	70.4	54.4	65.4	60.0	59.8	
T_{C-ENET_2}	47.3	72.4	48.9	70.9	54.0	65.8	59.6	60.2	
T_{C-USB1}	44.7	75.5	46.1	74.1	50.7	69.5	55.8	64.4	
T_{C-USB_2}	45.4	74.8	46.8	73.4	51.5	68.7	56.8	63.4	
T _{C-CPLD}	43.0	51.4	44.3	50.1	48.6	45.8	53.4	41.0	
T _{C-NAND}	42.3	52.7	43.6	51.4	47.9	47.1	52.6	42.4	
$T_{C ext{-}DDR}$	42.7	47.1	44.1	45.8	48.4	41.5	53.1	36.8	
T _{C-FPGA}	53.0	-	54.4	-	58.8	-	63.7	-	
T _{S-FPGA}	68.5	29.5	69.9	28.1	75.2	22.8	80.6	17.4	
T _{A-P-SEN}	51.1	33.9	52.9	32.1	59.0	26.0	65.6	19.4	
T _{A-S-SEN}	51.7	33.3	53.6	31.4	59.9	25.1	66.6	18.4	
T _{A-P-TL}	40.5	44.5	41.8	43.2	45.7	39.3	50.4	34.6	
T _{A-P-TR}	41.2	43.8	42.5	42.5	46.9	38.1	51.6	33.4	
T _{A-P-BL}	41.3	43.7	42.7	42.3	47.3	37.7	52.3	32.7	

T _{A-P-BR}	42.8	42.2	44.2	40.8	49.0	36.0	54.2	30.8
T _{A-S-TL}	40.2	44.8	42.1	42.9	48.9	36.1	55.8	29.2
T _{A-S-TR}	43.4	41.6	45.5	39.5	52.3	32.7	59.5	25.5
T _{A-S-BL}	40.0	45.0	42.4	42.6	50.5	34.5	59.6	25.4
T_{A-S-BR}	41.0	44.0	43.9	41.1	53.3	31.7	64.2	20.8
T _{A-Ext}	25.0		25.0		25.0		25.0	

Configuration D – Small Metal Enclosure with RMC

Plastic with RMC								
Configuration	C	-0	C	-1	C	-5	C	10
NI sbRIO-9607 Power (W)	7	-3	7.	5	8.0		8.5	
RMC Power (W)	0	.0	1.	0	5	.0	10	.0
Total System Power (W)	7	-3	8	-5	13	.0	18	-5
Component	Measur ement (°C)	Margin (°C)	Measur ement (°C)	Margin (°C)	Measur ement (°C)	Margin (°C)	Measur ement (°C)	Margin (°C)
$T_{C\text{-}ENET_1}$	45.7	74.0	47.3	72.4	52.7	67.0	59.0	60.8
$T_{C\text{-}ENET_2}$	45.1	74.6	46.7	73.0	52.1	67.6	58.4	61.4
T_{C-USB1}	41.0	79.1	42.4	77.7	47.1	73.1	52.4	67.8
T_{C-USB_2}	42.0	78.2	43.4	76.8	48.1	72.1	53.6	66.6
T _{C-CPLD}	38.5	55.8	39.8	54.6	43.9	50.5	48.6	45.7
T _{C-NAND}	37.7	57.3	38.9	56.1	42.9	52.1	47.6	47.4
T _{C-DDR}	39.1	50.7	40.4	49.4	44.7	45.2	49.5	40.3
T _{C-FPGA}	51.2	-	52.5	-	57.0	-	62.0	-
T _{S-FPGA}	69.6	28.4	71.2	26.8	76.7	21.3	82.9	15.1
T _{A-P-SEN}	50.8	34.2	52.9	32.1	59.6	25.4	67.2	17.8
T _{A-S-SEN}	51.5	33.5	53.5	31.5	60.5	24.5	68.5	16.5
T _{A-P-TL}	41.6	43.4	43.6	41.4	50.3	34.7	57.6	27.4
T _{A-P-TR}	40.2	44.8	41.7	43.3	46.7	38.3	52.5	32.5
T_{A-P-BL}	41.6	43.4	43.6	41.4	49.8	35.2	57.4	27.6
T_{A-P-BR}	40.8	44.2	42.3	42.7	47.2	37.8	52.4	32.6
$T_{A ext{-}S ext{-}TL}$	41.4	43.6	43.7	41.3	52.3	32.7	61.5	23.5
T _{A-S-TR}	43.7	41.3	46.1	38.9	53.9	31.1	62.6	22.4
T _{A-S-BL}	41.1	43.9	44.1	40.9	53.8	31.2	64.9	20.1
T _{A-S-BR}	41.1	43.9	44.4	40.6	55.0	30.0	67.5	17.5
T _{A-Ext}	25.0		25.0		25.0		25.0	

The measured power draw of the NI sbRIO-9607 increases slightly as the RMC power increases due to the added load on the power supply. With a 10W RMC, this results in 1.2W additional power being dissipated on the sbRIO board.

It is also seen that the local ambient temperatures on the secondary side of the sbRIO board, between the sbRIO and RMC (T_{A-S-TL}, T_{A-S-TR}, T_{A-S-BL} and, T_{A-S-BR}) are typically hotter than the local ambient temperature measurements on the primary side. This becomes more noticeable as the RMC power increases.

Using this data, the maximum achievable external ambient for each configuration is estimated, as shown in the following table.

RMC Power	Max Achievable T _{A-Ext} (°C)						
(W)	А	В	D				
0.0	59.2	54.5	53.4				
1.0	58.6	53.1	51.8				
5.0	55.9	47.8	46.3				
10.0	52.9	42.4	40.1				

The following chart plots the achievable external ambient compared with RMC power levels for each configuration. The results may be approximated with a linear extrapolation to estimate the ambient at different RMC power levels within the different enclosures.

